

AMENDMENTS TO THE CLAIMS:

1 Claim 1. (currently amended) A method for providing context save and
2 restore using a test scan chain in an integrated circuit device ~~multi-channel~~
3 ~~functionality with a telecommunication device comprising a single channel~~, the
4 method comprising:

5 dividing a scan chain of digital logic components into a plurality of sub-
6 chains;

7 providing a first data set in the sub-chains;

8 linking the sub-chains in parallel and to a hardware resource for executing
9 an application;

10 linking the sub-chains to a device memory;

11 executing a first application to update the first data set in the sub-chains,
12 the first application operable to use the hardware resource ~~channel~~;

13 storing the updated first data set in the device memory;

14 restoring a second data set from the device memory to the sub-chains;
15 and

16 executing a second application to update the second data set in the sub-
17 chains, the second application being operable to use the hardware resource
18 channel, the device being operable to be placed in a test mode for testing, a
19 functional mode for executing applications, and a switch mode for switching
20 between applications, each digital logic component operable to receive test data
21 over a test line and a test clock signal while the device is in the test mode, to
22 receive functional data over a functional line and a functional clock signal while
23 the device is in the functional mode, and to receive functional data over the
24 functional line and the functional clock signal while the device is in the switch
25 mode.

1 Claim 2. (original) The method of Claim 1, the device memory
2 comprising a write port and a read port, storing the updated first data set in the
3 device memory comprising shifting the updated first data set to the device
4 memory through the write port, and restoring the second data set from the device
5 memory to the sub-chains comprising shifting the second data set from the
6 device memory through the read port to the sub-chains.

Claim 3 (canceled)

1 Claim 4. (currently amended) The method of Claim 1, storing the
2 updated first data set comprising storing the updated first data set while the
3 device is in the switch mode, and restoring the second data set comprising
4 restoring the second data set while the device is in the switch mode.

1 Claim 5. (currently amended) The method of Claim 1, further
2 comprising:
3 storing the updated second data set in the device memory;
4 restoring a third data set from the device memory to the sub-chains;
5 executing a third application to update the third data set in the sub-chains,
6 the third application operable to use the hardware resource channel;
7 storing the updated third data set in the device memory;
8 restoring a fourth data set from the device memory to the sub-chains;
9 executing a fourth application to update the fourth data set in the sub-
10 chains, the fourth application operable to use the hardware resource channel;
11 storing the updated fourth data set in the device memory; and
12 restoring the first data set from the device memory to the sub-chains.

1 Claim 6. (original) The method of Claim 1, the device comprising one of
2 an application-specific integrated circuit and a field-programmable gate array.

1 Claim 7. (original) The method of Claim 1, each digital logic component
2 comprising a flip-flop.

1 Claim 8. (currently amended) The method of Claim 1, wherein the
2 step of dividing the scan chain of digital logic components into a plurality of sub-
3 chains comprises ~~comprising~~ dividing the scan chain into a specified number of
4 sub-chains, the specified number corresponding to a data width for the device
5 memory.

1 Claim 9. (currently amended) A method for providing context save and
2 restore using a test scan chain in an integrated circuit device ~~multi-channel~~
3 ~~functionality with a telecommunication device comprising a single channel~~, the
4 method comprising:

5 linking a plurality of sub-chains of digital logic components in parallel and
6 to a hardware resource for executing an application;

7 linking the sub-chains to a write port of a device memory and to a read
8 port of the device memory;

9 providing a first data set in the sub-chains;

10 executing a first application to update the first data set in the sub-chains,
11 the first application operable to use the hardware resource ~~channel~~;

12 shifting the updated first data set into the device memory through the write
13 port;

14 shifting a second data set from the device memory through the read port
15 into the sub-chains; and

16 executing a second application to update the second data set in the sub-
17 chains, the second application being operable to use the hardware resource
18 channel, the device operable to be placed in a test mode for testing, a functional
19 mode for executing applications, and a switch mode for switching between
20 applications, each digital logic component operable to receive test data over a
21 test line and a test clock signal while the device is in the test mode, to receive
22 functional data over a functional line and a functional clock signal while the
23 device is in the functional mode, and to receive functional data over the
24 functional line and the functional clock signal while the device is in the switch
25 mode.

Claim 10 (canceled)

1 Claim 11. (currently amended) The method of Claim 9 40, wherein the
2 step of shifting the updated first data set into the device memory through the
3 write port comprises ~~comprising~~ shifting the updated first data set into the device
4 memory while the device is in the switch mode, and shifting the second data set
5 from the device memory through the read port into the sub-chains comprising
6 shifting the second data set from the device memory while the device is in the
7 switch mode.

1 Claim 12. (currently amended) The method of Claim 9, further
2 comprising:
3 shifting the updated second data set into the device memory through the
4 write port;
5 shifting a third data set from the device memory through the read port into
6 the sub-chains;
7 executing a third application to update the third data set in the sub-chains,
8 the third application operable to use the hardware resource channel;
9 shifting the updated third data set into the device memory through the
10 write port;
11 shifting a fourth data set from the device memory through the read port
12 into the sub-chains;
13 executing a fourth application to update the fourth data set in the sub-
14 chains, the fourth application operable to use the hardware resource channel;
15 shifting the updated fourth data set into the device memory through the
16 write port; and
17 shifting the first data set from the device memory through the read port
18 into the sub-chains.

1 Claim 13. (original) The method of Claim 9, the device comprising one of
2 an application-specific integrated circuit and a field-programmable gate array.

1 Claim 14. (original) The method of Claim 9, each digital logic component
2 comprising a flip-flop.

1 Claim 15. (currently amended) The method of Claim 9, wherein the
2 step of dividing the scan chain of digital logic components into a plurality of sub-
3 chains comprises ~~comprising~~ dividing the scan chain into a specified number of
4 sub-chains, the specified number corresponding to a data width for the device
5 memory.

1 Claim 16. (currently amended) A processing telecommunication device
2 ~~comprising a single channel, the device~~ comprising:

3 a scan chain comprising a plurality of digital logic components;

4 a hardware resource for executing an application;

5 a device memory operable to store a data set for each of a plurality of
6 applications; and

7 a state machine operable to divide the scan chain into a plurality of sub-
8 chains, to provide a first data set in the sub-chains, to link the sub-chains in
9 parallel and to the hardware resource, to link the sub-chains to the device
10 memory, to execute a first application to update the first data set in the sub-
11 chains, the first application operable to use the hardware resource channel, to
12 shift the updated first data set into the device memory for storage, to shift a
13 second data set from the device memory into the sub-chains, and to execute a
14 second application to update the second data set in the sub-chains, the second
15 application operable to use the hardware resource channel, the state machine
16 further operable to place the device in a test mode for testing, a functional mode
17 for executing applications, and a switch mode for switching between
18 applications, each digital logic component operable to receive test data over a
19 test line and a test clock signal while the device is in the test mode, to receive
20 functional data over a functional line and a functional clock signal while the
21 device is in the functional mode, and to receive functional data over the
22 functional line and the functional clock signal while the device is in the switch
23 mode.

1 Claim 17. (original) The device of Claim 16, each digital logic component
2 comprising a flip-flop.

1 Claim 18. (original) The device of Claim 16, the state machine further
2 operable to divide the scan chain into a specified number of sub-chains, the
3 specified number corresponding to a data width for the device memory.

Claim 19 (canceled)

1 Claim 20. (currently amended) The device of Claim 16 49, the state
2 machine further operable to shift the updated first data set into the device
3 memory while the device is in the switch mode, and to shift the second data set
4 from the device memory into the sub-chains while the device is in the switch
5 mode.